

CLAIMS

1/ A data packet switching node to be used in an asynchronous digital network, comprising:

- 5 - an input stage, cutting data packets into segments of constant length,
- a switching matrix for switching, said switching matrix having input ports and output ports supporting identical bit rates B;
- and an output stage reconstructing said data packets from said segments supplied by said output ports of said switching matrix,

10 wherein

- said input stage comprises at least one input interface with a bit rate equal to a multiple of B, $k_i \cdot B$, and means for splitting data packets received on said interface into segments distributed to k_i input ports of said switching matrix;
- 15 - said output stage comprises at least one output interface with a bit rate equal to a multiple of B, $k_o \cdot B$, and means for reconstructing a data packet with a bit rate equal to $k_o \cdot B$ by concatenating segments supplied by k_o output ports of said switching matrix; and
- $k_i \cdot k_o > 1$.

20

2/ A data packet switching node according to claim 1, said switching matrix further comprising:

- a first memory location for storing an identifier representing the association between said input interface and said corresponding ki input ports;
- 5 - a second memory location for storing an identifier representing the association between said output interface and said corresponding ko output ports.

3/ A data packet switching node according to claim 1, said switching matrix
10 further comprising

- a buffer memory for storing segments belonging to a packet received at said input interface,
- memory writing means for sequentially writing segments received on said ki input ports in said buffer memory;
- 15 - a translation table for determining the output interface to which said segments belonging to said packet must be switched;
- a traffic management module for storing the address of the first segment of said packet in said buffer memory;
- memory reading means for retrieving consecutive segments belonging to
20 said packet in said buffer memory and cyclically assigning each of said segments to one of said ko output ports associated to said output interface.

4/ A data packet switching node according to claim 1, dedicated to be used in an ATM switch to switch fixed length data packets supplied on said input
25 interface.

5/ A data packet switching node according to claim 1, dedicated to be used in an IP router to switch variable length data packets supplied on said input interface.

5 7/ A data packet switching node according to claim 2, wherein the association between each input interface and corresponding input ports, as well as the association between each output interface and corresponding output ports are dynamically configurable in said first and second memory location.